


**RoHS** **Pb** **GREEN** **SP725 Lead-Free/Green Series**




**Description**

The SP725 is an array of SCR/Diode bipolar structures for ESD and overvoltage protection of sensitive input circuits. The SP725 has 2 protection SCR/Diode device structures per input. There are a total of 4 available inputs that can be used to protect up to 4 external signal or bus lines. Over-voltage protection is from the IN (Pins 1 - 4) to V+ or V-.


The SCR structures are designed for fast triggering at a threshold of one  $+V_{BE}$  diode threshold above V+ (Pin 5,6) or one  $-V_{BE}$  diode threshold below V- (Pin 7,8). From an IN input, a clamp to V+ is activated if a transient pulse causes the input to be increased to a voltage level greater than one  $V_{BE}$  above V+. A similar clamp to V- is activated if a negative pulse, one  $V_{BE}$  less than V-, is applied to an IN input.

Refer to Fig 1 and Table 1 for further details. Refer to Application Note AN9304 and AN9612 for further detail.

**Pinout**



**Functional Block Diagram**



**Features**

- ESD Interface per HBM Standards
  - IEC 61000-4-2, Direct Discharge ..... 8kV (Level 4)
  - IEC 61000-4-2, Air Discharge.....15kV (Level 4)
  - MIL-STD-3015.7 .....25kV
- Peak Current Capability
  - IEC 61000-4-5 8/20  $\mu$ s Peak Pulse Current.....  $\pm$  14 A
  - Single Transient Pulse, 100  $\mu$ s Pulse Width .....  $\pm$  8 A
- Designed to Provide Over-Voltage Protection
  - Single-Ended Voltage Range to ..... +30V
  - Differential Voltage Range to .....  $\pm$ 15V
- Fast Switching.....2ns Risetime
- Low Input Leakages .....5 nA at 25 °C Typical
- Low Input Capacitance.....5 pF Typical
- An Array of 4 SCR/Diode Pairs
- Operating Temperature Range.....-40 °C to 105 °C

**Applications**

- Microprocessor/Logic Input Protection
- Analog Device Input Protection
- Data Bus Protection
- Voltage Clamp

### Absolute Maximum Ratings

Parameter	Rating	Units
Continuous Supply Voltage, (V+) - (V-)	+35	V
Forward Peak Current, $I_{IN}$ to $V_{CC}$ , $I_{IN}$ to GND (Refer to Figure 6)	$\pm 8$ A, 100 $\mu$ s	V
Peak Pulse Current, 8/20 $\mu$ s	$\pm 14$ A	V
ESD Ratings and Capability (Figure 1, Table 1) Load Dump and Reverse Battery (Note 2)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Thermal Information

Parameter	Rating	Units
Thermal Resistance (Typical, Note 1)	$\theta_{JA}$	$^{\circ}$ C/W
SOIC Package	170	$^{\circ}$ C/W
Storage Temperature Range	-65 to 150	$^{\circ}$ C
Maximum Junction Temperature	150	$^{\circ}$ C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300	$^{\circ}$ C

### Electrical Specifications $T_A = -40^{\circ}$ C to $105^{\circ}$ C, $V_{IN} = 0.5V_{CC}$ , Unless Otherwise Specified

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Operating Voltage Range, $V_{SUPPLY} = [(V+) - (V-)]$	$V_{SUPPLY}$		-	2 to 30	-	V
Forward Voltage Drop IN to V-	$V_{FWDL}$	$I_{IN} = 2$ A (Peak Pulse)	-	2	-	V
IN to V+	$V_{FWDH}$		-	2	-	V
Input Leakage Current	$I_{IN}$		-20	5	+20	nA
Quiescent Supply Current	$I_{QUIESCENT}$		-	50	200	nA
Equivalent SCR ON Threshold		(Note 3)	-	1.1	-	V
Equivalent SCR ON Resistance		$V_{FWD}/I_{FWD}$ ; (Note 3)	-	0.5	-	$\Omega$
Input Capacitance	$C_{IN}$			5	-	pF
Input Switching Speed	$t_{ON}$		-	2	-	ns

#### NOTES:

- $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air
- In automotive and battery operated systems, the power supply lines should be externally protected for load dump and reverse battery V+ and V- pins are connected to the same supply voltage source as the device or control line under protection, a current limiting resistor should be connected in series between the external supply and the SP725 supply pins to limit reverse battery current to within the rated maximum limits. Bypass capacitors of typically 0.01 $\mu$ F or larger from the V+ and V- pins to ground are recommended.
- Refer to the Figure 3 graph for definitions of equivalent "SCR ON Threshold" and "SCR ON Resistance." These characteristics are given here for thumb-rule information to determine peak current and dissipation under EOS conditions.

### ESD Capability


ESD capability is dependent on the application and defined test standard. The evaluation results for various test standards and methods based on Figure 1 are shown in Table 1.

The SP725 has a Level 4 HBM capability when tested as a device to the IEC 61000-4-2 standard. Level 4 specifies a required capability greater than 8kV for direct discharge and greater than 15kV for air discharge.

For the "Modified" MIL-STD-3015.7 condition that is defined as an "incircuit" method of ESD testing, the V+ and V- pins have a return path to ground and the SP725 ESD capability is typically greater than 25kV from 100pF through 1.5kΩ. By strict definition of MIL-STD-3015.7 using "pinto-pin" device testing, the ESD voltage capability is greater than 10kV.

For the SP725 EIAJ IC121 Machine Model (MM) standard, the ESD capability is typically greater than 2kV from 200pF with no series resistance.


**Figure 1: Electrostatic Discharge Test**




**ESD Test Conditions - Table 1**

STANDARD	TYPE/MODE	R <sub>D</sub>	C <sub>D</sub>	±V <sub>D</sub>
IEC 61000-4-2 (Level 4)	HBM, Air Discharge	330 Ω	150pF	15kV
	HBM, Direct Discharge	330 Ω	150pF	8kV
MIL-STD-3015.7	Modified HBM	1.5k Ω	100pF	25kV
	Standard HBM	1.5k Ω	100pF	10kV
EIAJ IC121	Machine Model	0k Ω	200pF	2kV

**Figure 2: Low Current SCR Forward Voltage Drop Curve**




**Figure 3: High Current SCR Forward Voltage Drop Curve**



**Figure 4: Typical Application of the SP725**

- (Application as an Input Clamp for Overvoltage, Greater than  $1V_{BE}$  Above  $V+$  or less than  $-1V_{BE}$  below  $V-$ )



### Peak Transient Current Capability for Long Duration Surges


The peak transient current capability rises sharply as the width of the current pulse narrows. Destructive testing was done to fully evaluate the SP725's ability to withstand a wide range of peak current pulses vs time. The circuit used to generate current pulses is shown in Figure 5.

The test circuit of Figure 5 is shown with a positive pulse input. For a negative pulse input, the (-) current pulse input goes to an SP725 'IN' input pin and the (+) current pulse input goes to the SP725 V- pin. The V+ to V- supply of the SP725 must be allowed to float. (i.e., It is not tied to the ground reference of the current pulse generator.) Figure 6 shows the point of overstress as defined by increased leakage in excess of the data sheet published limits.

The maximum peak input current capability is dependent on the ambient temperature, improving as the temperature is reduced. Peak current curves are shown for ambient temperatures of 25 °C and 105 °C and a 15V power supply condition. The safe operating range of the transient peak current should be limited to no more than 75% of the measured overstress level for any given pulse width as shown in the curves of Figure 6.


Note that adjacent input pins of the SP725 may be paralleled to improve current (and ESD) capability. The sustained peak current capability is increased to nearly twice that of a single pin.

**Figure 5: Typical SP725 Peak Current Test Circuit With a Variable Pulse Width Input**




**Figure 6: SP725 Typical Nonrepetitive Peak Current Pulse Capability**

- Showing the Measured Point of Overstress in Amperes vs pulse width time in milliseconds




### Soldering Parameters - Wave Soldering

Reflow Condition		Pb – Free assembly
Pre Heat	- Temperature Min ( $T_{s(min)}$ )	150°C
	- Temperature Max ( $T_{s(max)}$ )	200°C
	- Time (min to max) ( $t_s$ )	60 – 180 secs
Average ramp up rate (Liquidus Temp ( $T_L$ ) to peak)		5°C/second max
$T_{s(max)}$ to $T_L$ - Ramp-up Rate		5°C/second max
Reflow	- Temperature ( $T_L$ ) (Liquidus)	217°C
	- Temperature ( $t_L$ )	60 – 150 seconds
Peak Temperature ( $T_p$ )		250 <sup>+0/-5</sup> °C
Time within 5°C of actual peak Temperature ( $t_p$ )		20 – 40 seconds
Ramp-down Rate		5°C/second max
Time 25°C to peak Temperature ( $T_p$ )		8 minutes Max.
Do not exceed		260°C



### Small Outline Plastic Packages (SOIC)



**Notes:**


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- The lead width "B," as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

### M8.15 (JEDEC MS-012-AA Issue C)

8 Lead Narrow Body Small Outline Plastic Package

Symbol	Inches		Millimeters		Notes
	Min	Max	Min	Max	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
	0°	8°	0°	8°	-

### Part Numbering System



### Product Characteristics

<b>Lead Plating</b>	Matte Tin
<b>Lead Material</b>	Copper Alloy
<b>Lead Coplanarity</b>	0.004 inches (0.102mm)
<b>Substitute Material</b>	Silicon
<b>Body Material</b>	Molded Epoxy
<b>Flammability</b>	UL94-V-0


Notes:

1. All dimensions are in millimeters.
2. Dimensions include solder plating.
3. Dimensions are exclusive of mold flash & metal burr.
4. All specifications comply to JEDEC SPEC MO-203 ISSUE A.
5. Blo is facing up for mold and facing down for trim/form, i.e. reverse trim/form.
6. Package surface matte finish VDI 11-13.

### Ordering Information

Part Number	Temp. Range (°C)	Package	Marking	Min. Order Qty.
SP725ABG	-40 to 105	8 Ld SOIC	SP725AG	1960
SP725ABTG	-40 to 105	8 Ld SOIC Tape and Reel	SP725AG	2500

### Embossed Carrier Tape & Reel Specification - SOIC Package



Symbol	Millimetres		Inches	
	Min	Max	Min	Max
E	1.65	1.85	0.065	0.073
F	5.4	5.6	0.213	0.22
P2	1.95	2.05	0.077	0.081
D	1.5	1.6	0.059	0.063
D1	1.50 Min		0.059 Min	
P0	3.9	4.1	0.154	0.161
10P0	40.0 +/- 0.20		1.574 +/- 0.008	
W	11.9	12.1	0.468	0.476
P	7.9	8.1	0.311	0.319
A0	6.3	6.5	0.248	0.256
BO	5.1	5.3	0.2	0.209
K0	2	2.2	0.079	0.087
t	0.30 +/- 0.05		0.012 +/- 0.002	